We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Senior Engineer, Hardware & Silicon Validation

Marvell Semiconductor, Inc.
United States, California, Santa Clara
5488 Marvell Lane (Show on map)
Aug 15, 2025

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

As a hardware and silicon validation engineer at Marvell, you'll be helping to deliver high bandwidth over long distances. This team performs analog validations on amplifiers that drive optical electronic devices and receivers. We also validate silicon photonics, do upper electronic measurements and support the coherent digital signal programming unit. This is a niche area at Marvell, working with cutting edge technologies used by many internal and external customers around the world.

What You Can Expect

Work on silicon validation based on product design specifications and industrial standards. Responsible for analysis, bring-up, debugging and characterization of silicon level Marvell's internal IPs such as High-Speed SerDes, PLL/DLL, ADC, DAC, and analog front end in various Marvell products. Evaluate and debug new features in PHY, execute bench level validation test plan, collect performance data, generate detailed test report, and resolve application/production issues including PCIe products. Provide hands-on technical support during the design, development, and implementation of SerDes IP solutions. Collaborate with internal design team to optimize SerDes IP performance, focusing on mixed-signal circuit components to meet stringent performance and reliability standards. Support internal SoC development and work with cross-functional teams including design engineering and product management to ensure alignment of product capability with customer needs. Wage $120,000.00 - $150,000.00 per year.

What We're Looking For

Master's or foreign equivalent degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

Must have work/internship experience or completed graduate coursework/research in each of the following:

* Creating and performing validation test cases and scripts with Python and MATLAB.
* Lab experience with High-bandwidth oscilloscopes, BERTs, VNA/TDR, DCA, and spectrum analyzer during silicon validation and characterization.
* Integrated-circuit technologies for mixed-signal communication and data systems.
* Analog front end high speed SerDes design and mixed signal integrated circuit design.
* Systematic tape-out flow including schematic design, simulation, layout, and post-layout verification of analog, mixed-signal, and radiofrequency integrated circuits.
* Cadence Virtuoso, HSPICE, and Microsoft Visio.
* High-speed I/O Design and validation.
* Analysis and design of digital MOS VLSI circuits including area.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

#LI-TT1
Applied = 0

(web-5cf844c5d-jtghc)